Browsing by Subject "decoder architecture"
Now showing items 1-1 of 1
-
(2009-05-15)The VLSI implementation complexity of a low density parity check (LDPC) decoder is largely influenced by the interconnect and the storage requirements. This dissertation presents the decoder architectures for regular and ...